Search
Now showing items 1-10 of 11
User-Specific Skin Temperature-Aware DVFS for Smartphones
(IEEE, 2015)
Skin temperature of mobile devices intimately affects the user experience. Power management schemes built into smartphones can lead to quickly crossing a user's threshold of tolerable skin temperature. Furthermore, there ...
ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality
(IEEE, 2016)
DRAM latency continues to be a critical bottleneck for system performance. In this work, we develop a low-cost mechanism, called ChargeCache, that enables faster access to recently-accessed rows in DRAM, with no modifications ...
SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies
(IEEE, 2017)
DRAM is the primary technology used for main memory in modern systems. Unfortunately, as DRAM scales down to smaller technology nodes, it faces key challenges in both data integrity and latency, which strongly affects ...
Detecting Errors in Instructions with Bloom Filters
(IEEE, 2017)
Bit flips on instructions may affect the execution of the processor depending on the Instruction Set Architecture (ISA) and the location of the flipped bits. Intrinsically, ISAs may detect bit upsets if the errors on the ...
Using Value Similarity of Registers for Soft Error Mitigation
(IEEE, 2015)
Soft errors caused by the cosmic particles or the radiation from the packaging material of the integrated circuits are an increasingly important design problem. With the shrinking feature sizes, the datapath components of ...
Exploiting a Fast and Simple ECC for Scaling Supply Voltage in Level-1 Caches
(IEEE, 2014)
Scaling supply voltage to near-threshold is a very effective approach in reducing the energy consumption of computer systems. However, executing below the safe operation margin of supply voltage introduces high number of ...
Error Recovery Through Partial Value Similarity
(IEEE, 2016)
Soft errors arose as a critical problem for microprocessor designers due to shrinking feature sizes and increasing clock rates. Many attempts appeared to protect the register file which is the main storage component in ...
GPU based Parallel Image Processing Library for Embedded Systems
(IEEE, 2014)
Embedded image processing systems have many challenges, due to large computational requirements and other physical, power, and environmental constraints. However recent contemporary mobile devices include a graphical ...
A Microprocessor Protection Architecture against Hardware Trojans in Memories
(Institute of Electrical and Electronics Engineers Inc., 2020-04)
Software exploitable Hardware Trojan Horses (HWTs) have been currently inserted in commercial CPUs and, very recently, in memories. Such attacks may allow malicious users to run their own software or to gain unauthorized ...
An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
(Institute of Electrical and Electronics Engineers Inc., 2020-07)
We empirically evaluate an undervolting technique, i.e., underscaling the circuit supply voltage below the nominal level, to improve the power-efficiency of Convolutional Neural Network (CNN) accelerators mapped to Field ...
