Institutional Repository
    • Türkçe
    • English
  • English 
    • Türkçe
    • English
  • Login
Search 
  •   University of Economics & Technology Repository
  • Akademik Arşiv / Institutional Repository
  • Mühendislik Fakültesi / Faculty of Engineering
  • Search
  •   University of Economics & Technology Repository
  • Akademik Arşiv / Institutional Repository
  • Mühendislik Fakültesi / Faculty of Engineering
  • Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Search

Show Advanced FiltersHide Advanced Filters

Filters

Use filters to refine the search results.

Now showing items 1-3 of 3

  • Sort Options:
  • Relevance
  • Title Asc
  • Title Desc
  • Issue Date Asc
  • Issue Date Desc
  • Results Per Page:
  • 5
  • 10
  • 20
  • 40
  • 60
  • 80
  • 100
Thumbnail

SoftMC: Practical DRAM Characterization Using an FPGA-Based Infrastructure 

Hassan, Hasan; Vijaykumar, Nandita; Khan, Samira; Ghose, Saugata; Chang, Kevin; Pekhimenko, Gennady; Lee, Donghyuk; Ergin, Oğuz; Mutlu, Onur (IPSI Belgrade ltd., 2018-07)
This paper summarizes the SoftMC DRAM characterization infrastructure, which was published in HPCA 2017 [44], and examines the work's significance and future potential. DRAM is the primary technology used for main memory ...
Thumbnail

SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies 

Hassan, Hasan; Vijaykumar, Nandita; Khan, Samira; Ghose, Saugata; Chang, Kevin; Pekhimenko, Gennady; Lee, Donghyuk; Ergin, Oğuz; Mutlu, Onur (IEEE, 2017)
DRAM is the primary technology used for main memory in modern systems. Unfortunately, as DRAM scales down to smaller technology nodes, it faces key challenges in both data integrity and latency, which strongly affects ...
Thumbnail

ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality 

Hassan, Hasan; Pekhimenko, Gennady; Vijaykumar, Nandita; Seshadri, Vivek; Lee, Donghyuk; Ergin, Oğuz; Mutlu, Onur (IEEE, 2016)
DRAM latency continues to be a critical bottleneck for system performance. In this work, we develop a low-cost mechanism, called ChargeCache, that enables faster access to recently-accessed rows in DRAM, with no modifications ...

DSpace software copyright © 2002-2016  DuraSpace
Contact Us | Send Feedback
Theme by 
Atmire NV
 

 

Browse

All of RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsBy Submit DateBy TypeKapsamWOSScopusPubMedTR-DizinAvrupa Birliği Destekli Yayın SayısıTÜBİTAK Destekli Yayın SayısıDilErişimThis CommunityBy Issue DateAuthorsTitlesSubjectsBy Submit DateBy TypeKapsamWOSScopusPubMedTR-DizinAvrupa Birliği Destekli Yayın SayısıTÜBİTAK Destekli Yayın SayısıDilErişim

My Account

LoginRegister

Discover

Author
Ergin, Oğuz (3)
Hassan, Hasan (3)
Lee, Donghyuk (3)Mutlu, Onur (3)Pekhimenko, Gennady (3)Vijaykumar, Nandita (3)Chang, Kevin (2)Ghose, Saugata (2)Khan, Samira (2)Seshadri, Vivek (1)Subject
Data storage equipment (3)
Dynamic random access storage (3)Refresh operations (2)row buffer (1)... View MoreDate Issued2016 (1)2017 (1)2018 (1)Has File(s)No (3)TypeconferenceObject (2)article (1)CoverageKonferans Öğesi - Uluslararası - Kurum Öğretim Elemanı (2)Makale - Uluslararası Hakemli Dergi - Kurum Öğretim Elemanı (1)WOSWOS:000381808200048 (1)WOS:000403330300021 (1)WOS:000458407800006 (1)Scopus2-s2.0-84965013529 (1)2-s2.0-85019640353 (1)Dileng (3)Erişiminfo:eu-repo/semantics/closedAccess (3)

DSpace software copyright © 2002-2016  DuraSpace
Contact Us | Send Feedback
Theme by 
Atmire NV
 

 


Creative Commons License
Institutional Repository by TOBB ETU Institutional Repository is licensed under a Creative Commons Attribution-NonCommercial-NoDerivs 3.0 Unported License..

Institutional Repository:



TOBB ETU için Devinim Yazılım Eğitim Danışmanlık tarafından özelleştirilerek kurulmuştur.